Loading...
Searching...
No Matches
cpu_conf.h
Go to the documentation of this file.
1/*
2 * Copyright (C) 2023 Mesotic SAS
3 *
4 * This file is subject to the terms and conditions of the GNU Lesser
5 * General Public License v2.1. See the file LICENSE in the top level
6 * directory for more details.
7 */
8
9#pragma once
10
23
24#ifdef CPU_MODEL_NRF5340_APP
25#include "vendor/nrf5340_application.h"
26#include "vendor/nrf5340_application_bitfields.h"
27#include "vendor/nrf5340_application_peripherals.h"
28#elif defined(CPU_MODEL_NRF5340_NET)
29#include "vendor/nrf5340_network.h"
30#include "vendor/nrf5340_network_bitfields.h"
31#include "vendor/nrf5340_network_peripherals.h"
32#else
33#error "The CPU_MODEL of your board is currently not supported"
34#endif
35
36#include "cpu_conf_common.h"
37
38#ifdef __cplusplus
39extern "C" {
40#endif
41
46#define CPU_DEFAULT_IRQ_PRIO (1U)
47
48#ifdef CPU_MODEL_NRF5340_APP
49#define CPU_FLASH_BASE (0x00000000)
50#define CPU_IRQ_NUMOF (69U)
51#endif /* def CPU_MODEL_NRF5340_APP */
53
58#define FLASHPAGE_SIZE (4096U)
59#define FLASHPAGE_NUMOF (256U)
60
61/* The minimum block size which can be written is 4B. However, the erase
62 * block is always FLASHPAGE_SIZE.
63 */
64#define FLASHPAGE_WRITE_BLOCK_SIZE (4U)
65/* Writing should be always 4 bytes aligned */
66#define FLASHPAGE_WRITE_BLOCK_ALIGNMENT (4U)
68
69#ifdef __cplusplus
70}
71#endif
72