Loading...
Searching...
No Matches
periph_conf.h
Go to the documentation of this file.
1/*
2 * SPDX-FileCopyrightText: 2016 Leon George
3 * SPDX-License-Identifier: LGPL-2.1-only
4 */
5
6#pragma once
7
17
18#include "periph_cpu.h"
19
20#ifdef __cplusplus
21extern "C" {
22#endif
23
28/* the main clock is fixed to 48MHZ */
29#define CLOCK_CORECLOCK (48000000U)
31
40static const timer_conf_t timer_config[] = {
41 {
42 .cfg = GPT_CFG_16T,
43 .chn = 2,
44 },
45 {
46 .cfg = GPT_CFG_32T,
47 .chn = 1,
48 },
49 {
50 .cfg = GPT_CFG_16T,
51 .chn = 2,
52 },
53 {
54 .cfg = GPT_CFG_32T,
55 .chn = 1,
56 }
57};
58
59#define TIMER_NUMOF ARRAY_SIZE(timer_config)
61
72
73static const uart_conf_t uart_config[] = {
74 {
75 .regs = UART0,
76 .tx_pin = 29,
77 .rx_pin = 28,
78#ifdef MODULE_PERIPH_UART_HW_FC
79 .rts_pin = GPIO_UNDEF,
80 .cts_pin = GPIO_UNDEF,
81#endif
82 .intn = UART0_IRQN
83 }
84};
85#define UART_NUMOF ARRAY_SIZE(uart_config)
87
92#define I2C_NUMOF (1)
93#define I2C_SDA_PIN (5)
94#define I2C_SCL_PIN (6)
96
97#ifdef __cplusplus
98}
99#endif
100
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
#define GPT_CFG_32T
GPT register values.
@ UART0_IRQN
21 UART0 Rx and Tx
#define UART0
UART0 register bank.
Timer device configuration.
Definition periph_cpu.h:260
UART device configuration.
Definition periph_cpu.h:214