periph_conf.h

Go to the documentation of this file.

/*
 * Copyright (C) 2019  Lokotius Filzer
 *
 * This file is subject to the terms and conditions of the GNU Lesser
 * General Public License v2.1. See the file LICENSE in the top level
 * directory for more details.
 */
 
#pragma once

 
#include "periph_cpu.h"
#include "macros/units.h"
 
#ifdef __cplusplus
extern "C" {
#endif

#define CLOCK_CORECLOCK     MHZ(48)

#define USE_VREG_BUCK       (1)

static const tc32_conf_t timer_config[] = {
    {   /* Timer 0 - System Clock */
        .dev = TC0,
        .irq = TC0_IRQn,
        .mclk = &MCLK->APBCMASK.reg,
        .mclk_mask = MCLK_APBCMASK_TC0_Msk | MCLK_APBCMASK_TC1_Msk,
        .gclk_id = TC0_GCLK_ID,
        .gclk_src = SAM0_GCLK_TIMER,
        .flags = TC_CTRLA_MODE_COUNT32,
    }
};
 
/* Timer 0 configuration */
#define TIMER_0_CHANNELS    2
#define TIMER_0_ISR         isr_tc0
#define TIMER_NUMOF         ARRAY_SIZE(timer_config)

static const uart_conf_t uart_config[] = {
    {    /* Virtual COM Port */
        .dev = &SERCOM3->USART,
        .rx_pin = GPIO_PIN(PA, 18),
        .tx_pin = GPIO_PIN(PA, 19),
#ifdef MODULE_PERIPH_UART_HW_FC
        .rts_pin = GPIO_UNDEF,
        .cts_pin = GPIO_UNDEF,
#endif
        .mux = GPIO_MUX_D,
        .rx_pad = UART_PAD_RX_3,
        .tx_pad = UART_PAD_TX_2,
        .flags = UART_FLAG_NONE,
        .gclk_src = SAM0_GCLK_MAIN,
    }
};
 
/* interrupt function name mapping */
#define UART_0_ISR          isr_sercom3
#define UART_NUMOF          ARRAY_SIZE(uart_config)

/* SERCOM5 does not support DMA at the moment. See Datasheet samr34, Figure 4-2 */
static const spi_conf_t spi_config[] = {
    {
        .dev = &(SERCOM5->SPI),
        .miso_pin = GPIO_PIN(PA, 23),
        .mosi_pin = GPIO_PIN(PB, 02),
        .clk_pin = GPIO_PIN(PB, 23),
        .miso_mux = GPIO_MUX_D,
        .mosi_mux = GPIO_MUX_D,
        .clk_mux = GPIO_MUX_D,
        .miso_pad = SPI_PAD_MISO_1,
        .mosi_pad = SPI_PAD_MOSI_0_SCK_3,
        .gclk_src = SAM0_GCLK_MAIN,
#ifdef MODULE_PERIPH_DMA
        .tx_trigger = DMA_TRIGGER_DISABLED,
        .rx_trigger = DMA_TRIGGER_DISABLED,
#endif
    },
    {
        .dev = &(SERCOM4->SPI),
        .miso_pin = GPIO_PIN(PC, 19),
        .mosi_pin = GPIO_PIN(PB, 30),
        .clk_pin = GPIO_PIN(PC, 18),
        .miso_mux = GPIO_MUX_F,
        .mosi_mux = GPIO_MUX_F,
        .clk_mux = GPIO_MUX_F,
        .miso_pad = SPI_PAD_MISO_0,
        .mosi_pad = SPI_PAD_MOSI_2_SCK_3,
        .gclk_src = SAM0_GCLK_MAIN,
#ifdef MODULE_PERIPH_DMA
        .tx_trigger = SERCOM4_DMAC_ID_TX,
        .rx_trigger = SERCOM4_DMAC_ID_RX,
#endif
    }
};
 
#define SPI_NUMOF           ARRAY_SIZE(spi_config)

static const i2c_conf_t i2c_config[] = {
    {
        .dev = &(SERCOM1->I2CM),
        .speed = I2C_SPEED_NORMAL,
        .scl_pin = GPIO_PIN(PA, 17),
        .sda_pin = GPIO_PIN(PA, 16),
        .mux = GPIO_MUX_C,
        .gclk_src = SAM0_GCLK_MAIN,
        .flags = I2C_FLAG_NONE
    }
};
#define I2C_NUMOF          ARRAY_SIZE(i2c_config)
#define EXTERNAL_OSC32_SOURCE                   1
#define INTERNAL_OSC32_SOURCE                   0
#define ULTRA_LOW_POWER_INTERNAL_OSC_SOURCE     0

#ifndef RTT_FREQUENCY
#define RTT_FREQUENCY       (32768U)
#endif

 
/* ADC 0 Default values */
#define ADC_PRESCALER                           ADC_CTRLB_PRESCALER_DIV256
 
#define ADC_NEG_INPUT                           ADC_INPUTCTRL_MUXNEG(0x18u)
#define ADC_REF_DEFAULT                         ADC_REFCTRL_REFSEL_INTVCC2
 
static const adc_conf_chan_t adc_channels[] = {
    /* port, pin, muxpos */
    { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA09 },
    { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA08 },
    { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA07 },
    { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA06 },
    { .inputctrl = ADC_INPUTCTRL_MUXPOS_PA04 }
};
 
#define ADC_NUMOF                               ARRAY_SIZE(adc_channels)

static const sam0_common_usb_config_t sam_usbdev_config[] = {
    {
        .dm = GPIO_PIN(PA, 24),
        .dp = GPIO_PIN(PA, 25),
        .d_mux = GPIO_MUX_G,
        .device = &USB->DEVICE,
        .gclk_src = SAM0_GCLK_48MHZ,
    }
};
 
#ifdef __cplusplus
}
#endif